

<<计算机体系结构习题与解答>>

图书基本信息

书名 : <<计算机体系结构习题与解答>>

13位ISBN编号 : 9787111104186

10位ISBN编号 : 7111104188

出版时间 : 2002-8

出版时间 : 机械工业

作者 : [美]NicholasCarter

版权说明 : 本站所提供下载的PDF图书仅提供预览和简介 , 请支持正版图书。

更多资源请访问 : <http://www.tushu007.com>

<<计算机体系结构习题与解答>>

内容概要

本书介绍了与计算机体系结构相关的各种主题。

第1章到第5章介绍了计算机体系结构课程中的许多基本概念，包括：数据表示与算术运算、计算机组织、编程模型、处理器设计。

第6章和7章分别讨论了流水线和指令级并行性方法，它们都是影响现代处理器的重要因素。

第8章到第10章介绍了各种存储器系统的设计，包括存储器层次结构、高速缓冲存储器和虚拟存储器。

第11章讨论了输入/输出系统。

第12章介绍了多处理器系统。

通过阅读本书，读者能够迅速了解与计算机体系结构相关的各种知识，并将其应用到其他课程的学习和编程实践中。

本书内容全面，每章均提供了大量的实例和习题，是学习计算机体系结构课程的一本极佳教辅材料。

<<计算机体系结构习题与解答>>

书籍目录

chapter i introduction
1.1 purpose of this book
1.2 background assumed
1.3 material covered
1.4 chapter objectives
1.5 technological trends
1.6 measuring performance
1.7 speedup
1.8 amdahl's law
1.9 solved problems

chapter 2 data representations and computer arithmetic
2.1 objectives
2.2 from electrons to bits
2.3 binary representation of positive integers
2.4 arithmetic operations on positive integers
2.5 negative integers
2.6 floating-point numbers
2.7 solved problems

chapter 3 computer organization
3.1 objectives
3.2 introduction
3.3 programs
3.4 operating systems
3.5 computer organization
3.6 summary
solved problems

chapter 4 programming models
4.1 objectives
4.2 introduction
4.3 types of instructions
4.4 stack-based architectures
4.5 general-purpose register architectures
4.6 comparing stack-based and general-purpose register architectures
4.7 using stacks to implement procedure calls
4.8 summary
solved problems

chapter 5 processor design
5.1 objectives
5.2 introduction
5.3 instruction set architecture
5.4 processor microarchitecture
5.5 solved problems

<<计算机体系结构习题与解答>>

solved problems

chapter 6 pipelining

6.1 objectives

6.2 introduction

6.3 pipelining

6.4 instruction hazards and their impact on throughput

6.5 predicting execution time in pipelined processors

6.6 result forwarding (bypassing)

6.7 s

solved problems

chapter 7 instruction-level parallelism

7.1 objectives

7.2 introduction .

7.3 what is instruction-level parallelism?

7.4 limitations of instruction-level parallelism

7.5 superscalar processors

7.6 in-order versus out-of-order execution

7.7 register renaming '

7.8 vliw processors

7.9 compilation techniques for instruction-level parallelism

7.10 s

solved problems

chapter 8 memory systems

8.1 objectives

8.2 introduction

8.3 latency, throughput and bandwidth

8.4 memory hierarchies

8.5 memory technologies

8.6 s

solved problems

chapter 9 caches

9.1 objectives

9.2 introduction

9.3 data caches, instruction caches, and unified caches

9.4 describing caches

9.5 capacity

9.6 line length

9.7 associativity

9.8 replacement policy

9.9 write-back versus write-through caches

9.10 cache implementations

9.11 tag arrays

9.12 hit/miss logic

9.13 data arrays

9.14 categorizing cache misses

9.15 multilevel caches

9.16 s

<<计算机体系结构习题与解答>>

solved problems
chapter io virtual memory
I0.1 objectives '
10.2 introduction
10.3 address translation
10.4 demand paging versus swapping
10.5 page tables
10.6 translation lookaside buffers
10.7 protection
10.8 caches and virtual memory
10.9 summary
solved problems
chapter II i/o
II.I objectives
II.2 introduction
II.3 i/o buses
II.4 interrupts
II.5 memory-mapped i/o
II.6 direct memory access
II.7 i/o devices
II.8 disk systems
11.9 s
solved problems
chapter I 2 multiprocessors
12.1 objectives
12.2 introduction
12.3 speedup and performance
12.4 multiprocessor systems
12.5 message-passing systems
12.6 shared-memory systems
12.7 comparing message-passing and shared memory
12.8 summary
solved problems
index

<<计算机体系结构习题与解答>>

版权说明

本站所提供下载的PDF图书仅提供预览和简介，请支持正版图书。

更多资源请访问:<http://www.tushu007.com>